TOSHIBA TC9329FA/FB

TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

# TC9329FA, TC9329FB

# PORTABLE AUDIO DTS CONTROLLER (DTS-21)

The TC9329FA/FB is a single-chip DTS microcontroller for portable audio incorporating 230 MHz prescaler, PLL, and LCD driver. In addition to a 20-bit IF counter, 6-bit A/D converter, serial interface, and buzzer function, the device supports an interrupt function, 8-bit timer/counter, and 8-bit pulse counter. The LCD driver features built-in 1/4 duty, 1/2 bias and a 3 V voltage doubler boosting circuit, implementing stable LCD. The power supply voltage ranges from 0.9 to 1.8 V. Because of its low-current consumption (CPU : 80  $\mu$ A (max)), the device is suitable for use in digital tuning systems in portable equipment such as headphone stereos.

#### **FEATURES**

CMOS DTS microcontroller LSI with built-in 230 MHz prescaler, PLL, and LCD driver

Operating voltage :  $V_{DD} = 0.9 \sim 1.8 \text{ V}$  (typ. : 1.5 V)

Current dissipation: When CPU in operation

 $I_{DD} = 40 \,\mu\text{A}$  typ. When PLL in operation

:  $I_{DD} = 6 \text{ mA typ. (VHF mode)}$ 

Operating temperature range:  $Ta = -10 \sim 60^{\circ}C$ 

Program memory (ROM) : 16-bit × 4096 steps Data memory (RAM) : 4-bit × 256 words

Instruction execution time : With crystal oscillator : 40  $\mu$ s

With CR oscillator :  $6 \mu s$ 

(at 1 MHz,  $V_{DD} = 1.1 \sim 1.8 \text{ V}$ )

Crystal oscillator frequency: 75 kHz Stack level

General-purpose IF counter: 20-bit (CMOS input supported)

A/D converter : 6-bit × 4-channel

LCD driver : 1/4 duty, 1/2 bias, 72 segments (max.) CMOS I/O ports I/O port

N-channel open drain I/O ports: 16 (max.)

Output-only port

Input-only ports : 3 (max.)

: 8-bit (as timer clock : INTR1/INTR2, instruction cycle : 1 kHz selectable) Timer/counter

: 8-bit up/down counter (input via INTR2 pin) Pulse counter

Built-in four mode: 0.625~3 kHz (8 types), Continuous, Single-Shot, Buzzer

10 Hz Intermittent, or 10 Hz Intermittent 1 Hz Interval

Interrupts : 2 external, 2 internal (serial interface, 8-bit timer)

: QFP-64 (0.5 mm / 0.65 mm pitch, 1.4 mm thick) **Package** 


980910EBA2

TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

The products described in this document are subject to the foreign exchange and foreign trade laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.


The information contained herein is subject to change without notice.




Weight

LQFP64-P-1010-0.50 : 0.32 g (Typ.) QFP64-P-1212-0.65 : 0.45 g (Typ.)

#### **PIN ASSIGNMENT**



#### **BLOCK DIAGRAM**



# **DESCRIPTION OF PIN FUNCTION**

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
1 2	COM1/OT1	LCD Common	Output common signals to LCD panels. Through a matrix with pins S1 to S22, a maximum 88 segments can be displayed. Three levels, V <sub>LCD</sub> , V <sub>EE</sub> , and GND, are output at 62.5 Hz every 2 ms.	Q VLCD
3	COM3 / OT3	output / Output port	VEE is output after system reset and CLOCK STOP are released, and a common signal is output after the DISP OFF bit is set to "0".  These pins can be programmed as	VEE VEE
5~16	S <sub>1</sub> /OT5 S S <sub>10</sub> /OT14	LCD segment output / Output port	output ports (Note 1).  Segment signal output terminals for LCD panel. Together with COM1 to COM4, a matrix is formed that can display a maximum of 72 segments. VEE is output after system reset and CLOCK STOP are released, and a common signal is output after the DISP OFF bit is set to "0". All pins from S1 to S10 can be programmed as output ports (Note), and all pins from S11 to S18 as I/O ports, in units of pins.  When the pins function as output ports, VLCD pin potential and GND potential are output to them. When the pins	
17~22	P8-0/S <sub>13</sub> { P9-3/S <sub>18</sub>	LCD segment output/I/O port	function as I/O ports, drain output is N-ch open. Because power is supplied from V <sub>LCD</sub> for the I/O ports, up to V <sub>LCD</sub> voltage (3 V) can be applied.  These data ports (OT1 to OT14) are incremented by 1 by instruction every time data are accessed. Therefore, they can be used for external memory address signals, facilitating data access.  (Note): After system reset, the output port pins are set to LCD output, the I/O port pins to I/O port input.	VLCD VDD Input instruction
23~26	P1-0~P1-3	I/O port 1	The input and output of these 4-bit I/O ports can be programmed in 1-bit units. These pins can be programmed to be pulled up or down. Thus, they can be used as key input pins.  By altering the input of I/O ports set to input, the CLOCK STOP mode or the WAIT mode can be released, and the MUTE bit of the MUTE pin can be set to "1".	VDD VDD  RINIS M  VDD

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
50~53	P2-0~P2-2	I/O port 2	The input and output of these 4-bit I/O ports can be programmed in 1-bit units.  The P2-3 pin is also used as a PLL prescaler PSC signal output pin. A PLL	V <sub>DD</sub> → V <sub>DD</sub>
54	P2-3 / PSC	I/O Port 2/ Prescaler/PSC Output	can be configured using an external prescaler. In such a case, set the pin to I/O port output.	Input instruction
42~45	P3-0 P3-1/SI P3-2/SO P3-3/SCK	I/O port 3  /Serial data input  /Serial data output  / Serial clock I/O	4-bit I/O ports, allowing input and output to be programmed in 1 bit units. The I/O ports are N-ch open drain. Up to 3.6 V can be input. Even at low voltage, N-ch high output current (2 mA typ.) can be obtained. These pins also function as serial interface circuit (SIO) input/output pins. There are two types of serial interface circuit: SIO1 allows 4 or 8-bit input/output and SIO2 allows 26-bit serial data input. SIO1 inputs data of SI pin serially with the edge of the clock of SCK pin, and outputs it to SO pin. Internal (SCK = 37.5 kHz) or external, or rising/falling shift can be selected as the clock (SCK) for serial operation. The SO pin can be switched to serial input (SI), facilitating LSI control and communication between controllers. Setting "1" in the SIO2 bit sets the SCK pin to the SIO2 clock input and the SI/SO pin to SIO2 data input. A synchronization circuit is built-in for SIO2. When SIO interrupts are enabled, an interrupt is generated after SIO execution or by SIO2 operating clock input and the program jumps to address 4. All SIO inputs use built-in Schmitt circuits. SIO and all controls are programmable.	Input instruction + SIOon (P3-1~P3-3)

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
46~49	P5-0 / AD <sub>in1</sub>	I/O port 3 I/O port 5/ AD analog voltage input	4-bit I/O ports, allowing input and output to be programmed in 1 bit units. Pins P5-0 to P5-3 can also be used for analog input to the built-in 6-bit, 4-channel AD converter. The conversion time of the built-in AD converter using the successive comparison method is 280 μs. The necessary pin can be programmed to AD analog input in 1-bit units. Up to the doubled voltage V <sub>DB</sub> (V <sub>DD</sub> × 2) can be input as the AD input voltage. The I/O ports are N-ch open drain output. Up to the V <sub>DB</sub> voltage can be applied to the AD input pins. The AD converter and all associated controls are performed via sortware.	To AD converter  VDD  Input instruction
28	P4-0 / BUZR	I/O port 4 /Buzzer output	4-bit I/O ports, allowing input and output to be programmed in 1-bit units. The P4-0 pin is also used for buzzer output.  The buzzer output can select 8 kinds of 0.625 to 3 kHz frequencies with 4 modes	V <sub>DD</sub> → I
29~31	P4-1~P4-3	I/O port 4	: continuous output, single-shot output, 10 Hz intermittent output, and 10 Hz intermittent 1 Hz interval output. SIO, buzzer, and all associated controls can be programmed.	Input instruction
32	MUTE	Muting output port	1-bit output port, normally used for muting control signal output. This pin can set the internal MUTE bit to "1" according to a change in the input of I/O port 1 and HOLD. MUTE bit output logic can be changed. The internal CR oscillator clock can be output depending on the contents of the test port.	V <sub>DD</sub>
33	TEST	Test mode control input	Input pin used for controlling TEST mode. "H" (high) level indicates TEST mode, while "L" (low) indicates normal operation. The pin is normally used at low level or in NC (no connection) state. (A pull-down resistor is builtin).	V <sub>DD</sub> V <sub>DD</sub>

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
34	HOLD /INTR2 /PCTRin	Hold mode control input External interrupt input Plus count input	Input pin for request/release hold mode. Normally, this pin is used to input radio mode selection signals or battery detection signals.  Hold mode includes CLOCK STOP mode (stops crystal oscillation) and WAIT mode (halts CPU). Setting is implemented with the CKSTP instruction or the WAIT instruction.  To request Clock Stop mode, either L-level detection on the HOLD pin or forced execution can be programmed. The mode is released by H-level detection on the HOLD pin or input change, respectively. Executing the CKSTP instruction stops the clock generator and the CPU, entering memory backup state. In memory backup state, current dissipation becomes low (1 mA or less) and the display output / CMOS output ports automatically become L level and N-ch open drain output Off.  Regardless of this input state, Wait mode is executed in order to lower power dissipation. Either crystal oscillator only in operation or CPU suspension can be programmed. For crystal oscillator only in operation, all displays are at L level and other pins are in hold state. For CPU suspension, the CPU stops and all others retain their states. Wait mode is released by changing HOLD input.  The P34 pin is also used for external interrupt input. When interrupts are enabled and a 13.3 to 26.7 ms pulse or longer is input to the pin, interrupt INTR1/2 is generated and the program jumps to address 1/2. Input logic or rising/falling edge can be selected for each input interrupt.  The internal 8-bit timer clock input can be selected as input to the pins. When the count value reaches the specified value, an interrupt is generated (address 3). The pin is also used for input of an 8-bit pulse counter. Input rising/falling or upcount/downcount can be selected for the counter.	

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
35 36	IFin1/INTR1 IFin2/IN2	IF signal 1 input / external interrupt input IF signal 2 input / input port	IF signal input pin for the IF counter to count the IF signals of the FM and AM bands and to detect the automatic stop position.  The input frequency is between 0.3 to 12 MHz. A built-in input amp. and C coupling allow operation at low-level input.  The IF counter is a 20-bit counter with optional gate times of 1, 4, 16 and 64 ms. 20 bits of data can be readily stored in memory. In Manual mode, gate On / Off or CR oscillator clock frequency count can be performed using an instruction.  The input pin can be programmed for use as an input port (IN port). In this case, the pins are CMOS input. They can count input clocks using the IF counter. IFin1 also functions as an external interrupt input pin. When interrupts are enabled and a 13.3 to 26.7 ms pulse or longer is input to Ifin1, an interrupt is generated and the program jumps to address 1. Input logic or rising/falling edge can be selected for the input interrupt. The internal 8-bit timer clock input can be selected as input to the pin. When the count value reaches the specified value, an interrupt is generated (address 3).  (Note): When a pin is set to IF input, the input is at high impedance in PLL Off mode or if the pins are not used for input.	Refine No.

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS	
27, 39				Pins to which power is applied.  Normally, V <sub>DD</sub> = 0.9~1.8 V is applied.  For the PLL, power for the prescaler in the programmable counter block and IF input amp can be individually programmed. By switching to different modes depending on the power supply voltage and the frequency used, current dissipation can be lowered.  In backup state (at execution of the CKSTP instruction), current dissipation	○ V <sub>DD</sub>
37, 57	GND	Power-supply pins	drops (1 mA or less) and the power supply voltage can be reduced to 0.75 V. If more than 0.9 V is applied when the pin voltage is 0, the device system is reset and the program starts from address "0". (Power on reset)  (Note): To operate the power on reset, the power supply should start up in 10~100 ms.  (Note): The power-on reset function can be enabled/disabled using the AI switch.	O GND	
38	OSCin	local oscillation signal input	For FM input, mode can be switched between 1/2 + Pulse Swallow VHF and FM mode. For AM input, mode can be switched between Pulse Swallow (HF) and Direct Dividing (LF) mode.  Normally, local oscillation output (Voltage-Controlled Oscillator: VCO output) of 80 to 230 MHz is input in VHF mode; 60 to 130 MHz in FM mode; 1 to 30 MHz in HF mode; 0.5 to 8 MHz in LF mode.  A PLL can be configured using an external prescaler. In such a case, set the pin to LF, and connect the prescaler divider output to the OSCin input pin and the PSC input to the P2-3 (PSC) output pin.  With an input amp incorporated, capacitive-coupling, small-amplitude operation.  (Note): The input is at high impedance in PLL Off mode.	RfilN1 VDD	

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
40	DO/OT	Phase comparator output / output port	PLL phase comparator output pins. Tristate output. When the program counter divider output is higher than the reference frequency, H level is output; when lower, L level; and when they match, high impedance. For the phase comparator power supply, a 1.5 V constant voltage supply (V <sub>reg</sub> pin) is used. Even if the power supply voltage drops, a stable PLL can be configured. The DO/OT pin can be programmed to high impedance or as an output port (OT). (Note): For tristate output, the H-level output uses a constant voltage supply. When H-level output current is required, Toshiba recommend using an external power supply.	
41	Vreg	Phase comparator constant voltage supply	Phase comparator constant voltage supply.  When the phase comparator output is tristate output, a constant voltage supply of 1.5 V (typ.) is output to the pin. For this output, connect a stabilizing capacitor (0.47 mF typ.).  Constant voltage On / Off can be programmed.  Because half the voltage potential can be switched to AD converter A / D input, it can be used to detect how much battery remains.  At PLL operation, the constant voltage is used for H level phase comparator output. Thus, when H level output current is required, Toshiba recommend using an external power supply.  Externally apply 1.8 to 3.6 V to the pin.	V <sub>reg</sub>

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
54	RESET	Reset input	Input pin for system reset signals.  RESET takes place while at low level; at high level, the program starts from address "0".  Normally, if more than 0.9 V is supplied to VDD when the voltage is 0, the system is reset (power on reset).  Accordingly, this pin should be set to high level during operation.  (Note): When the power-on reset function is disabled by the Al switch, input L level at power on.	VDD VDD
55	XOUT	Crystal oscillator	Crystal oscillator pins.  A reference 75 kHz crystal resonator is connected to the X <sub>IN</sub> and X <sub>OUT</sub> pins.  (Ci = Co = 10 pF)  The oscillator stops oscillating during	XOUT RIXT VDD
56	56 XIN	pin	CKSTP instruction execution. The $V_{XT}$ pin is the power supply for the crystal oscillator. A stabilizing capacitor (0.47 $\mu$ F typ.) is connected.	
58	V <sub>DB</sub>		Voltage doubler boosting output pins.  The V <sub>DB</sub> pin doubles the V <sub>DD</sub> pin voltage using the voltage doubler	
59	C <sub>1</sub>		boosting capacitor between C1 and C2. The doubled voltage is used for the AD converter and constant voltage circuit	
60	C <sub>2</sub>		(Vreg, V <sub>EE</sub> ) power supply.  The V <sub>EE</sub> pin supplies a constant voltage of 1.5 V from the VDB voltage. The	
61	V <sub>EE</sub>	Voltage doubler boosting output pins	voltage is doubled (to 3 V) using the voltage doubler boosting capacitor between C3 and C4. The doubled voltage is then supplied to the V <sub>LCD</sub>	VLCD
62	C <sub>3</sub>		pin. The VEE potential and the V <sub>LCD</sub> potential are used to drive the LCD.  Connect a stabilizing capacitor between	
63	C <sub>4</sub>		the V <sub>DB</sub> pin and GND (0.1 mF, 10 mF typ.), and between the V <sub>LCD</sub> pin and GND (0.1 mF typ.). Connect a voltage	
64	$V_{LCD}$		doubler boosting capacitor (0.1 mF typ.) between C1 and C2, and between C3 and C4. (Note 1)	

(Note 1) : When the LCD pin is set as an output port, the "H" level output is the doubled voltage  $V_{LCD}$ . Therefore, disconnect the voltage doubler boosting capacitor but connect the  $V_{LCD}$  pin to the  $V_{DD}$  pin.

## **MAXIMUM RATINGS** (Ta = 25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	$V_{DD}$	-0.3~4.0	V
Voltage Doubler Boosting Voltage	V <sub>DB</sub>	-0.3~4.0	V
Output Voltage 1 (N-channel Open Drain)	V <sub>O1</sub> (Note)	-0.3~4.0	V
Output Voltage 2 (N-channel Open Drain)	V <sub>O2</sub> (Note)	-0.3~V <sub>DB</sub> + 0.3	V
Output Voltage 3 (N-channel Open Drain)	V <sub>O2</sub> (Note)	-0.3~V <sub>LCD</sub> + 0.3	V
Input Voltage	V <sub>IN</sub>	-0.3~V <sub>DD</sub> + 0.3	V
Power Dissipation	PD	100	mW
Operating Temperature	T <sub>opr</sub>	<b>- 10∼60</b>	°C
Storage Temperature	T <sub>stg</sub>	<b>-65∼150</b>	°C

 $(Note): \quad V_{O1}: \ P3-0 \sim P3-3 \ pin, \ V_{O2}: \ P5-0 \sim P5-3 \ pin, \ V_{O3}: \ P8-0 \sim P8-3, \ P9-0 \sim P9-3 \ pin$ 

# **ELECTRICAL CHARACTERISTICS** (Unless otherwise noted, Ta = 25°C, $V_{DD} = 1.5V$ )

CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT	
Range Of Operating	$V_{DD1}$	_	Under CPU operation (*)	0.9	~	1.8		
Supply Voltage	V <sub>DD2</sub>	_	Under PLL operation (*)	0.9	~	1.8	8 V	
Range Of Memory Retention Voltage	V <sub>HD</sub>	_	Crystal oscillation stopped (CKSTP instruction executed) (*)	0.75	~	1.8	V	
	I <sub>DD1</sub>	_	PLL operation (VHF mode), at input FMin = 230 MHz	_	4.5	10	mA	
	I <sub>DD2</sub>	Under CPU operation only				80		
	lDD3	_	Under CPU operation only (PLL off, display turned on, V <sub>reg</sub> On)	_	50	_		
Operating Current	I <sub>DD4</sub>	_	In Hard wait mode,(PLL off, crystal oscillator operating only)	_	20	40		
	I <sub>DD5</sub>	_	At Soft wait executed, (PLL off, CPU stopped)	_	30	_	$\mu$ A	
	I <sub>DD6</sub>		Under CPU accelerated operation, (CR oscillator operation, PLL off, display on)	_	250	500		
Memory Retention Current	lHD		Crystal oscillation stopped (CKSTP instruction executed)	_	0.1	1.0		
Crystal Oscillation Frequency	fXT	_	(*)	_	75	_	kHz	
Crystal oscillation Start-up Time	t <sub>st</sub>	_	Crystal oscillation f <sub>XT</sub> = 75 kHz	_	_	1.0	S	
CR Oscillation Frequency	fCRW	_	$V_{DD} = 1.1 \sim 1.8 \text{ V}, \text{ Ta} = -10 \sim 60^{\circ}\text{C}$	0.8	1.0	1.2	MHz	

For conditions marked by an asterisk (\*), guaranteed when  $V_{\mbox{DD}} = 0.9 \sim 1.8 \, \mbox{V}$ , Ta =  $-10 \sim 60 \, \mbox{C}$ 

### **VOLTAGE DOUBLER BOOSTING CIRCUIT**

CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Doubled Voltage	V <sub>DB</sub>	_	GND reference (V <sub>DB</sub> )	_	V <sub>DD</sub> × 2	_	V
Doubled voltage output current	IDB	_	$V_{OH} = V_{DB} - 0.1 V (V_{DB})$	- 50	- 200	_	μΑ
Doubled voltage reference voltage	VEE	_	GND reference (V <sub>EE</sub> )	1.35	1.50	1.65	v
Constant voltage for phase comparator	V <sub>reg</sub>	_	GND reference (V <sub>reg</sub> ) (*)	1.35	1.50	1.65	
Constant voltage temperature characteristic	Dv	_	GND reference (V <sub>EE</sub> )	_	- 5	_	mV/°C
Power supply output current for phase comparator	I <sub>reg</sub>	_	$V_{OH} = V_{reg} - 0.1 V (V_{reg})$ (Note 1)	- 50	- 200	_	μΑ
Doubled voltage	V <sub>LCD</sub>	_	GND reference (V <sub>LCD</sub> )	2.7	3.0	3.3	V
Doubled voltage output current	<sup>I</sup> LCD	_	$V_{OH} = V_{LCD} - 0.1 V (V_{LCD})$ (Note 1)	- 50	- 200	_	μΑ

(\*) : Guaranteed when  $V_{DD} = 0.9 \sim 1.8 \, \text{V}$ ,  $T_{a} = -10 \sim 60 ^{\circ} \text{C}$ . (Note 1) : The "H" level output current of the pin using the  $V_{reg}/V_{LCD}$  power supply must not exceed the power supply (doubled voltage :  $V_{DB}$ ) output current.

### PROGRAMMABLE COUNTER/IF COUNTER OPERATING FREQUENCY RANGE

CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION		MIN	TYP.	MAX	UNIT
OSCin (VHF mode)	f VHF	_	$V_{IN} = 0.1 V_{p-p},$ $V_{DD} = 0.9 \sim 1.8 V$	(*)	80	~	230	
OSCin (FM mode)	f FM	_	$V_{IN} = 0.1 V_{p-p},$ $V_{DD} = 0.9 \sim 1.8 V$	(*)	60	~	130	
066: (115 1.)	f HF1	_	$V_{IN} = 0.1 V_{p-p},$ $V_{DD} = 0.9 \sim 1.8 V$	(*)	3.0	~	30	MHz
OSCin (HF mode)	f HF2	_	$V_{IN} = 0.1 V_{p-p},$ $V_{DD} = 0.9 \sim 1.8 V$	(*)	1.0	~	10	IVITIZ
OSCin (LF mode)	f LF	_	$V_{IN} = 0.1 V_{p-p},$ $V_{DD} = 0.9 \sim 1.8 V$	(*)	0.5	~	8	
IFin1, IFin2	f IF	_	$V_{IN} = 0.1 V_{p-p},$ $V_{DD} = 0.9 \sim 1.8 V$	(*)	0.3	?	12	
PSC transfer delay time	tpd	_	(PSC) $C_L = 15 \text{ pF},$ $V_{DD} = 1.1 \sim 1.8 \text{ V}$	(*)			400	ns

(\*) : Guaranteed when  $V_{DD} = 0.9 \sim 1.8 \text{ V}$ ,  $T_a = -10 \sim 60 ^{\circ}\text{C}$ .

#### PROGRAMMABLE COUNTER/IF COUNTER INPUT AMPLITUDE RANGE

CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION		MIN	TYP.	MAX	UNIT
OSCin (VHF mode)	V VHF	_	Same as for f VHF	(*)	0.1	~	0.6	
OSCin (FM mode)	V FM	_	Same as for f FM	(*)	0.1	~	0.6	
OSCin (HF mode)	V HF	_	Same as for fHF1~2	(*)	0.1	~	0.6	$V_{p-p}$
OSCin (LF mode)	V LF	_	Same as for f LF	(*)	0.1	~	0.6	
IFin1, IFin2	V IF	_	Same as for f IF	(*)	0.1	~	0.6	

(\*) : Guaranteed when  $V_{DD} = 0.9 \sim 1.8 \text{ V}$ , Ta =  $-10 \sim 60 ^{\circ}\text{C}$ .

#### LCD COMMON OUTPUT/SEGMENT OUTPUT (COM1~COM4, S1~S18)

CHARACTERISTIC		SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Output Current	"H" Level	IOH1	_	$V_{LCD} = 3 V$ , $V_{OH} = V_{LCD} - 0.3 V$ $(COM1 \sim COM4)$	- 0.10	- 0.20	1	
	II LEVEI	IOH2	_	$V_{LCD} = 3 V,$ $V_{OH} = V_{LCD} - 0.3 V$ (\$1~\$18)	- 0.05	- 0.10	l	mA
	"L" Level	IOL1	_	$V_{LCD} = 3 \text{ V}, V_{OL} = 0.3 \text{ V}$ (COM1~COM4)	0.10	0.30		
		IOL2		$V_{LCD} = 3 \text{ V}, V_{OL} = 0.3 \text{ V}$ (S1~S18)	0.05	0.15		
Output Voltage 1/	'2 Level	VBS	_	No load (COM1~COM4)	1.35	1.5	1.65	V

### OUTPUT PORT, I/O PORT (OT1~OT14, P8-0~P8-3, P9-0~P9-3)

CHARACTERISTIC		SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Output Current "H"	"H" Level	ЮНЗ	_	$V_{LCD} = 3 V$ , $V_{OH} = V_{LCD} - 0.3 V$ (Note1, except I/O port)	- 1.5	- 3.0	1	mA
	"L" Level	IOL3	—	$V_{LCD} = 3 \text{ V}, V_{OL} = 0.3 \text{ V}$	1.5	3.0		
Input Leak Current	t	ILI	_	$V_{IH} = V_{LCD}$ $V_{IL} = 0 V$ (P8-0~P8-3, P9-0~P9-3)	1		± 1.0	μΑ
Input Voltage	"H" Level	V <sub>IH</sub>	_	(P8-0~P8-3, P9-0~P9-3)	V <sub>DD</sub> × 0.8	?	V <sub>DD</sub>	<b>&gt;</b>
input voltage	"L" Level	V <sub>IL</sub>	_	(P8-0~P8-3, P9-0~P9-3)	0	~	V <sub>DD</sub> × 0.2	V

(Note 1): The "H" level output current is the current when the pin power supply is fixed. Make sure that pins using  $V_{reg}/V_{LCD}$  power supply do not exceed the power supply (doubled voltage:  $V_{DB}$ ) output current.

# I/O PORT (P1-0~P5-3)

CHARACTERISTIC		SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Output Current	"H" level	IOH4	_	V <sub>DD</sub> = 1.5 V, V <sub>OH</sub> = V <sub>DD</sub> - 0.2 V (I/O port P2, P4)	- 0.4	-0.8	_	
	n level	IOH5	_	$V_{DD} = 0.9 \text{ V},$ $V_{OH} = V_{DD} - 0.2 \text{ V}$ (I/O port P2, P4)	- 0.04	- 0.2		
		IOL4	_	V <sub>DD</sub> = 1.5 V, V <sub>OL</sub> = 0.2 V (except I/O port P3)	0.5	1.0		mA
	"L" level	IOL5	_	V <sub>DD</sub> = 0.9 V, V <sub>OL</sub> = 0.2 V (except I/O port P3)	0.1	0.3	_	
		IOL6	_	$V_{DD} = 0.9 \sim 1.8 \text{ V},$ $V_{OL} = 0.2 \text{ V}$ (I/O port P3)	1.0	2.0	_	
	'		_	V <sub>IH</sub> = V <sub>DD</sub> , V <sub>IL</sub> = 0 V (I/O port P1, P2, P4)	_	_	± 1.0	
Input Leak Current	t	ILI	_	$V_{IH} = 3.6 \text{ V}, V_{IL} = 0 \text{ V}$ (I / O port P3)	_	_	± 1.0	$\mu$ A
			_	$V_{IH} = V_{DB}$ , $V_{IL} = 0 V$ (I/O port P5)	_	_	± 1.0	
Input Voltage	"H" level	VIH	_	_	V <sub>DD</sub> × 0.8	~	V <sub>DD</sub>	V
Input Voltage	"L" level	V <sub>IL</sub>	_	_	0	~	V <sub>DD</sub> × 0.2	V
Input Pull-down R	esistor	RIN1	_	When P1-0~P1-3 are set to pull-down or pull-up	30	60	120	kΩ
SCK Clock External Frequency	Input	fsio	_	When I/O port P3-3 are set to serial clock input	_	_	200	kHz

### MUTE OUTPUT

CHARACTERISTIC		SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Output Current  "H" level	IOH4	_	$V_{DD} = 1.5 V,$ $V_{OH} = V_{DD} - 0.2 V$	-0.4	- 0.8	ı		
	IOH5	_	$V_{DD} = 0.9 V,$ $V_{OH} = V_{DD} - 0.2 V$	-0.04	- 0.2	l	mA	
	IOL4	_	$V_{DD} = 1.5 V, V_{OL} = 0.2 V$	0.5	1.0			
	"L" level	IOL5	_	$V_{DD} = 0.9  V,  V_{OL} = 0.2  V$	0.1	0.3		

# HOLD, INTR1/2, IN1/2 INPUT PORT, RESET INPUT

CHARACTERISTIC		SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Input Leak Current		ILI		$V_{IH} = V_{DD}$ , $V_{IL} = 0 V$		_	± 1.0	$\mu$ A
Input Voltage	"H" level	VIH3	_	_	V <sub>DD</sub> × 0.8	~	V <sub>DD</sub>	V
	"L" level	VIL3	_	_	0	~	V <sub>DD</sub> × 0.2	V

#### AD CONVERTER (ADin1~ADin4)

CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Analog Input Voltage Range	VAD	_	ADin1~ADin4	0	~	VDB	٧
Resolution	VRES	—	_	_	6	_	bit
Conversion Total Error	_	_	_	_	± 0.5	± 1.0	LSB
Analog Input Leak	ILI	_	$V_{DD} = V_{DB}$ , $V_{IH} = V_{DB}$ , $V_{IL} = 0 V$ (ADin1~ADin4)		_	± 1.0	μΑ

#### DO OUTPUT

CHARACTERISTIC		SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Output Current	"H" level	IOH4	_	$V_{reg} = 1.5 V,$ $V_{OH} = V_{reg} - 0.2 V$ (Note 1)	-0.4	-0.8		mA
	"L" level	IOL4	_	$V_{reg} = 1.5 V, V_{OL} = 0.2 V$	0.5	1.0	_	
Output Off Leak C	Current	ITL	_	V <sub>DD</sub> = 1.5 V, V <sub>TLH</sub> = 1.5 V, V <sub>TLL</sub> = 0 V	_	_	± 100	nA

#### **OTHERS**


CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Input Pull-down Resistance	RIN2	_	(TEST)	5	10	30	kΩ
X <sub>IN</sub> Amp. Feedback Resistance	RfXT	_	(XIN-XOUT)	1	20		МΩ
X <sub>OUT</sub> Output Resistance	ROUT	_	(XOUT)		4	_	
Input Amp. Feedback Resistance	Rf <sub>IN1</sub>	_	(OSCin), VHF mode, FM mode	100	200	400	kΩ
		_	(OSCin), HF mode, LF mode	300	600	1200	_ K11
	Rf <sub>IN2</sub>		(IFin1, IFin2)	300	600	1200	


(Note 1) :The "H" level output current is the current when the pin power supply is fixed. Make sure that pins using V<sub>reg</sub>/V<sub>LCD</sub> power supply do not exceed the power supply (doubled voltage : V<sub>DB</sub>) output current.

Unit: mm

# PACKAGE DIMENSIONS

LQFP64-P-1010-0.50








Weight: 0.32 g (Typ.)

# PACKAGE DIMENSIONS

QFP64-P-1212-0.65 Unit: mm







Weight: 0.45 g (Typ.)